It is easier to implement ALU, memory and interpreter in Verilog and run the code with that at that point.

You can have 3 perpendicular lines if you use 3rd dimension too.

I would love some uvm content as well.

Nice and rare to see a fellow SV user. Did you come across to any relevant communities for digital design and verification, asic or fpga?